PCI-X Mode 2 to HyperTransport™ Bridge

Mike Lowe
Silicon Engineering Director
AMD
This presentation is intended to provide insight into the architecture, design, verification, and validation of a PCI-X to HyperTransport™ Bridge device.
Agenda

- System Architecture Overview
  - Block Diagrams
- Device Architecture Overview
  - PCI-X Cycle Translation to and from HyperTransport™ technology
  - Transaction Example
- Verification Concerns
  - Methodologies
  - Deadlock Testing Example
- System considerations
  - Bridge Architectural Limitations
  - System Validation Methodologies and Concerns
  - Validating without PCI-X Mode2 cards
System Architecture

- Block Diagram for 4-CPU and 2-CPU systems with multiple PCI-X to HyperTransport™ Bridges is presented on the following slide
  - HyperTransport™ architecture allows chaining of PCI-X to HyperTransport™ bridge chips
  - 2, 3, or more Bridge chips can be utilized

- Transaction Routing
  - PCI-X transactions which target cards on the same bus do not enter the PCI-X to HyperTransport™ bridge
  - PCI-X transactions which target any other location flow to the CPU Host bridge for routing to their final destination
    - Example: PCI-X card on bus #1 transactions to a PCI-X card on bus #2 will still flow through the CPU Host bridge within the AMD Opteron™ processor.
PCI-X System Example

- AMD Opteron™
- DDR
- PCI-X #1: 64-bits @ 266MHz
- PCI-X #2: 64-bits @ 266MHz
- HyperTransport™
- AMD-8132™
- PCI-X #3: 64-bits @ 66MHz
- AMD-8111™
- Gbit Enet
- ACPI
- IDE
- ENET
- AC97
- USB
- PCI-33
- LPC
- FLUSH
- BMC
- SIO
- VGA
PCI-X HyperTransport™ Bridge Internal Architecture

- **Architectural Goals**
  - Minimize Latency when transferring from HyperTransport™ to HyperTransport™
  - Maximize Bandwidth when transferring to and from PCI-X
  - Provide 80% or more utilizable PCI-X bandwidth
  - Hot-Plug Support
  - Utilize ASIC flow for development and implementation

- **Architectural Details**
  - PCI-X engine is based upon a licensed “Golden Master”
  - HyperTransport™ links (which run at up to 16-bits, 2 GTps externally) are converted to 128bits and up to 250Mhz internally
  - PCI-X logic domain runs internally at PCI/PCI-X bus frequency
  - High Performance PCI Bridge Capability also
Background Information

✓ HyperTransport™ packets flow in three virtual channels – posted, non-posted, and response
✓ HyperTransport™ data payload can be a maximum of 64 bytes per packet
✓ PCI-X data payload can be a maximum of 4096 bytes per transaction
✓ Therefore, there can be up to 64 HyperTransport™ 64-byte packets required to complete a maximum length PCI-X data transaction
✓ “Cacheline” buffers are 64 bytes
PCI-X to HyperTransport™ Command Mappings

<table>
<thead>
<tr>
<th>PCI-X</th>
<th>HyperTransport™</th>
</tr>
</thead>
<tbody>
<tr>
<td>Posted Memory Write (PMW)</td>
<td>Write</td>
</tr>
<tr>
<td>Posted</td>
<td></td>
</tr>
<tr>
<td>Splittable Write Request (SWR)</td>
<td>Write</td>
</tr>
<tr>
<td>Nonposted</td>
<td></td>
</tr>
<tr>
<td>Splittable Read Request (SRR)</td>
<td>Read</td>
</tr>
<tr>
<td>Nonposted</td>
<td></td>
</tr>
<tr>
<td>Immediate Write Completion (IWC)</td>
<td>TgtDone</td>
</tr>
<tr>
<td>Response</td>
<td></td>
</tr>
<tr>
<td>Immediate Read Completion (IRC)</td>
<td>Read</td>
</tr>
<tr>
<td>Split Write Completion (SWC)</td>
<td>TgtDone</td>
</tr>
<tr>
<td>Response</td>
<td></td>
</tr>
<tr>
<td>Split Read Completion (SRC)</td>
<td>Read</td>
</tr>
</tbody>
</table>
HyperTransport™ to PCI-X Command Mappings

<table>
<thead>
<tr>
<th>HyperTransport™ Packet Type</th>
<th>PCI-X Transaction Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>Write to Memory (Posted)</td>
<td>Posted Memory Write (PMW)</td>
</tr>
<tr>
<td>Write to Config or I/O (Nonposted) (SWR)</td>
<td>Splittable Write Request</td>
</tr>
<tr>
<td>Read to Memory (Nonposted) Request (SRR)</td>
<td>Splittable Read</td>
</tr>
<tr>
<td>Read to Config or I/O (Nonposted) (SRR)</td>
<td>Splittable Read Request</td>
</tr>
<tr>
<td>Read Response</td>
<td>Split Read Completion (SRC)</td>
</tr>
<tr>
<td>TgtDone Response Completion (SWC)</td>
<td>Split Write</td>
</tr>
</tbody>
</table>
Error Reporting Strategy

✓ Three Types of Error Responses
  – Generate an Interrupt (via HyperTransport™ messaging, Interrupt pins, and Virtual Wire APIC messages)
  – Error status in Response
  – Sync Flooding

✓ Define the rules for classes of operation:
  – Sync Flood on Posted Serious Errors
  – Error Status in Response for Non-Posted Errors
  – Interrupts for some Errors

✓ Or, allow user to select error response programmability:
  – Flood
  – Fatal Interrupt (in addition to Error Response where applicable)
  – Non-Fatal Interrupt (in addition to Error Response where applicable)
  – No Action
PCI-X HyperTransport™ Bridge Internal Architecture

- Rx Phy
- HyperTransport™ Receiver 0
- HyperTransport™ Transmitter 0
- CrossBar
- Cycle Manager
- HyperTransport™ Receiver 1
- HyperTransport™ Transmitter 1
- Rx Phy
- Tx Phy & PLL
- GPI Block
- Control
- Queues & Config A
- Queues & Config B
- PLL
- PCI/PCI-X Core A
-PCI/PCI-X Core B
- Hot Plug Logic
PCI-X HyperTransport™ Bridge Internal Architecture

Key Components:
- LR0 CFF, Receive Path
- LT0 Link 0 Transmit
- LT1 Link 1 Transmit
- LR1 CFF, Receive Path

Buffer Types:
- PW: Posted Write buffers
- NP: Nonposted buffers
- RSP: Response buffers

Data Types:
- Cmd: Command buffers
- Data: Data buffers. All data buffers are 64 bytes unless otherwise noted.

Buffer Capacities:
- PW: 8 bytes
- NP: 8 bytes
- RSP: 8 bytes
- 4-deep NP Command FIFO: PW 4, NP 4, RSP 27
- 8-deep NP Command buffer: PW 12, NP 4, RSP 4

Clocks:
- LCLK
- PCLK

Additional Information:
- Times 2 for two PCI-X Bridges
PCI-X HyperTransport™
Bridge Internal Architecture

- A Transaction Example
  - PCI-X upstream read of 4096 bytes is issued
  - The PCI-X Core terminates the cycle with a split response, and forwards the full data request to the Bridge’s cycle manager
  - The cycle manager queues 64 HyperTransport™ read transactions upstream to the CPU and memory
  - Read Responses flow downstream to the Bridge’s Cycle Manager
  - After the first cacheline has been retrieved, the GPI logic issues a split completion cycle to the PCI-X Core. This split completion returns the cacheline and the device continues to accumulate data via HyperTransport™. Any cachelines accumulated while the split completion is active will also be transferred.
  - The GPI logic monitors the split completion progress, and if data is delayed then the split completion is terminated at a disconnect boundary and another queued when more data arrives via HyperTransport™ read responses.
Going Deeper into the Transaction Example

- PCI-X core transfers request by entering request into a NonPosted Queue Command Buffer in the GPI block
- NonPosted Queue Command Buffer generates HyperTransport™ requests to fulfill PCI-X request and queues them to the Cycle Manager as response buffer space is available (max 27 outstanding at once)
- The Cycle Manager routes them to the appropriate transmitter as HyperTransport™ buffer space is available
- HyperTransport™ read responses are returned, and routed to the Response Cacheline buffers in the GPI block.
- GPI logic detects the presence of responses, and initiates the split completion cycle into the PCI-X core
Areas of Focus

- Proper Transaction Resolution
  - Intelligent C++ Object Oriented Transaction Tracker
- Directed and Controlled Random Testing
  - Random testing via HyperTransport™ and PCI-X Bus Functional Models and via CPU Northbridge Unit stimulation
  - Directed tests to supplement Random
- Compliance to Ordering Rules
  - Checked by the C++ Object Oriented Transaction Tracker
- Deadlock Avoidance
  - Controlled Random Testing combined with the ability to block specific channels in a given direction
- Hot-Plug Compliance
  - Particularly reset sequences and switching back and forth between PCI and PCI-X modes and speeds
- Performance
  - Bandwidth Maximization, Fair Bandwidth Allocation, and Starvation Avoidance.
Deadlock Avoidance Guidelines

- Deadlock avoidance strategy
  - Do not make acceptance of a posted request dependent upon the ability to issue another request.
  - Do not make acceptance of a nonposted request dependent upon the ability to issue another nonposted request.
  - Do not make acceptance of a request dependent upon receipt of a response.
  - Do not make issuance of a response dependent upon the ability to issue a nonposted request.
  - Do not make issuance of a response dependent upon receipt of a response.

- Ordering Rules (Row Pass Column?)

<table>
<thead>
<tr>
<th></th>
<th>Posted</th>
<th>Non-Posted</th>
<th>Response</th>
</tr>
</thead>
<tbody>
<tr>
<td>Posted</td>
<td>No</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Non-Posted</td>
<td>No</td>
<td>Yes/No</td>
<td>Yes/No</td>
</tr>
<tr>
<td>Response</td>
<td>No</td>
<td>Yes</td>
<td>Yes/No</td>
</tr>
</tbody>
</table>

NOTE: this table changes if the PassPW bit is set in HyperTransport™ request packets.
Deadlock Avoidance Test Strategy

- Block a specific outgoing virtual channel
  - Denial of Flow Credits for HyperTransport™
  - Continuous Retries from downstream targets for PCI-X
- Direct traffic from all incoming interfaces toward all outgoing interfaces including the blocked one. Requests should be issued to all virtual channels to further stress the blocked channel and also to allow a complete ordering rule check.
- Verify that forward progress can be made on all interfaces per the Ordering Rules table on the previous slide
- Verify that the blocked interface can accept incoming traffic and transmit outgoing traffic along other virtual channels in accordance with the ordering rules
- Fail if:
  - Unable to issue a request in a “Yes” channel within a user defined timeframe
  - Requests in a “No” channel pass the blocked requests
  - All requests do not complete after the block is removed within a user defined timeframe
Deadlock Avoidance Test Strategy

**Deadlock Traffic Test Strategy Chart**

- ✓ B = Blocked
- ✓ NB = Not Blocked
- ✓ X = Either blocked or not blocked
- ✓ Yes = virtual channel must make forward progress
- ✓ No = virtual channel cannot make forward progress

### Outgoing Channel |||| Incoming Progress |||| Outgoing Progress

<table>
<thead>
<tr>
<th>Post</th>
<th>NP</th>
<th>Resp</th>
<th>Post</th>
<th>NP</th>
<th>Resp</th>
<th>Post</th>
<th>NP</th>
<th>Resp</th>
</tr>
</thead>
<tbody>
<tr>
<td>B</td>
<td>X</td>
<td>X</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>NB</td>
<td>B</td>
<td>NB</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>NB</td>
<td>X</td>
<td>B</td>
<td>Yes</td>
<td>No</td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
</tr>
</tbody>
</table>

-----------------------------------------------------------------------------------------------
System Considerations

- Number of Bridges supported in a given system
  - The number of bridges that can be placed into a system effectively is governed by the bandwidth that can be supplied to them.
    - 1Ghz 16-bit HyperTransport™ (2GTps) links can support 4GBps in each direction
    - Dual PCI-X 133Mhz bridges can source/sink a maximum of 2GBps
    - Dual PCI-X 266Mhz bridges can source/sink a maximum of 4GBps
  - There are typically 2 HyperTransport™ links dedicated to IO devices in server and workstation systems.
  - Typically 2 AMD-8131™ PCI-X 133 bridges and an IO Hub (aka Southbridge) are designed to reside on a single HyperTransport™ link
  - Up to 4 AMD-8132™ PCI-X 266 bridges are expected to perform well on a single HyperTransport™ link
System Validation

- Areas of Focus
  - General Wide Area Validation
    - Months of testing with various commercially available cards and software
    - Directed efforts to maximize system utilization during software/hardware testing
  - Electrical Characterization
    - Assures electrical specification compliance in a real-world environment
  - System Diagnostics
    - Focus on both system and device specific areas
    - Deadlock and Ordering Diagnostics
    - Hot Plug Diagnostics
    - Wide library of diagnostics also run for general device/system validation
Special Test Considerations

- PCI-X Mode 2 Testing
  - No PCI-X Mode 2 cards available for validation
  - Special Test Configuration used
    - Allow PCI-X bus to be connected back-back for signaling and protocol analysis

[Diagram: AMD Opteron™️ connected through HyperTransport™️ to another AMD Opteron™️, forming a "Swamp" Test Card]
Thank you for attending the PCI-SIG Developers Conference 2004.

For more information please go to www.pcisig.com

© 2004 Advanced Micro Devices, Inc
AMD, the AMD Arrow logo, AMD Opteron, and combinations thereof, AMD-8111, AMD-8132, and AMD-8132 are trademarks of Advanced Micro Devices, Inc.
HyperTransport is a licensed trademark of the HyperTransport Technology Consortium.
Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.
PCI-X Mode 2 to HyperTransport™ Bridge

Mike Lowe
Silicon Engineering Director
AMD